Core microarchitecture research has been studied for decades, but remains crucial due to the evolving demands of modern computing workloads. Growing instruction footprints, the influx of massive data into the processor, the overhead of modern programming languages, and the emphasis on productivity over performance all require innovative approaches. As Moore’s Law reaches its end, the onus of improving performance and efficiency falls on microarchitecture research. Additionally, with more and more companies opting to design their own processors, academia is tasked not only with developing new processing technologies but also training the workforce to design these new chips.
In this talk, I will motivate the need for continued core microarchitecture research, give some recent examples of topics we study such as instruction fetch, address translation, and cache management, and give some insight into the challenges we face in this kind of work. For example, branch prediction has been a well-studied topic for decades, but recent trends in software design have caused huge growth in instruction footprints, putting pressure on other areas of instruction fetch as well as overwhelming the capacity of modern branch predictors and ultimately leading to performance degradation.
Wed 1 MarDisplayed time zone: Eastern Time (US & Canada) change
08:30 - 09:30 | HPCA KeynoteKeynotes at Montreal 3-4-5 This program shows the CGO keynote talk on Monday and the HPCA on Wednesday — a swap from the preliminary program post earlier due to travel issues. | ||
08:30 60mTalk | Addressing Challenges of Core Microarchitecture Research Keynotes |